


650V GaN Enhancement-mode Power Transistor

Features

- Enhancement mode transistor-Normally off power switch
- Ultra high switching frequency
- No reverse-recovery charge
- Low gate charge, low output charge
- RoHS, Pb-free-compliant

Pin Description



Applications

- AC-DC converters
- DC-DC converters
- Totem pole PFC
- Fast battery charging
- High density power conversion

V_{DSS}	650	V
$R_{DS(ON)}\text{-Typ}$	106	$\text{m}\Omega$
I_D	17	A

Absolute Maximum Ratings ($T_C=25^\circ\text{C}$, Unless Otherwise Noted)

Symbol	Parameter	Value	Unit
V_{DSS}	Drain-Source Voltage	650	V
V_{GSS}	Gate source voltage, continuous	-1.4 to +7	V
$V_{GSS,\text{pulse}}$	Gate source voltage, pulsed	± 20	V
T_J	Maximum Junction Temperature	-55 to 150	$^\circ\text{C}$
T_{STG}	Storage Temperature Range	-55 to 150	$^\circ\text{C}$
$I_{D,\text{pulse}}$	Pulse Drain Current Tested	32	A
I_D	Continuous Drain Current	17	A
P_D	Maximum Power Dissipation	113	W

Thermal Characteristics

Symbol	Parameter	Value	Unit
$R_{\theta JA}$	Thermal Resistance-Junction to Ambient	57.6	$^\circ\text{C}/\text{W}$
$R_{\theta JC}$	Thermal Resistance-Junction to Case	1.1	$^\circ\text{C}/\text{W}$

650V GaN Enhancement-mode Power Transistor


Electrical Characteristics (T_J=25°C, Unless Otherwise Noted)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
Static Electrical Characteristics						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250uA	650	---	---	V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =650V, V _{GS} =0V	---	0.6	25	uA
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =17.2mA	1.2	1.7	2.5	V
I _{GSS}	Gate Leakage Current	V _{GS} =6V, V _{DS} =0V	---	70	---	uA
R _{DS(ON)}	Drain-Source On-state Resistance	V _{GS} =6V, I _D =5A	---	106	140	mΩ
Dynamic Characteristics						
C _{iss}	Input Capacitance	V _{DS} =400V, V _{GS} =0V, Freq.=1MHz	---	125	---	pF
C _{oss}	Output Capacitance		---	41	---	
C _{rss}	Reverse Transfer Capacitance		---	0.4	---	
C _{o(er)}	Effective output capacitance, energy related	V _{DS} =0 to 400V, V _{GS} =0V	---	59	---	pF
C _{o(tr)}	Effective output capacitance, time related		---	82	---	
Q _{oss}	Output charge	V _{DS} =0 to 400V, V _{GS} =0V	---	33	---	nC
T _{d(on)}	Turn-on Delay Time	V _{DS} =400V, V _{GS} =6V, I _D =10A, R _{on} =10Ω, R _{off} =2Ω	---	3	---	nS
T _r	Turn-on Rise Time		---	5	---	
T _{d(off)}	Turn-off Delay Time		---	4	---	
T _f	Turn-off Fall Time		---	4	---	
Q _g	Total Gate Charge	V _{DS} =400V, V _{GS} =6V, I _D =5A	---	3.5	---	nC
Q _{gs}	Gate-Source Charge		---	0.3	---	
Q _{gd}	Gate-Drain Charge		---	1.2	---	
Source-Drain Characteristics						
V _{SD}	Diode Forward Voltage	I _S =5A, V _{GS} =0V	---	2.4	---	V
I _{S, pulse}	Pulsed current, reverse	V _{GS} = 6V; t _{PULSE} =300 μs	---	---	32	A
t _{rr}	Reverse Recovery Time	I _S =5A, V _{DS} =400V	---	0	---	nS
Q _{rr}	Reverse Recovery Charge		---	0	---	nC
I _{rrm}	Peak reverse recovery current		---	0	---	A

650V GaN Enhancement-mode Power Transistor


Typical Characteristics

Figure 1 Typ. output characteristics




$$I_D = f(V_{DS}, V_{GS}); T_j = 25 \text{ }^\circ\text{C}$$

Figure 3 Typ. channel reverse characteristics




$$I_D = f(V_{DS}, V_{GS}); T_j = 25 \text{ }^\circ\text{C}$$

Figure 5 Typ. transfer characteristics




$$I_D = f(V_{GS}); V_{DS} = 3 \text{ V}$$

Figure 2 Typ. Drain-source on-state resistance




$$R_{DS(on)} = f(I_D, V_{GS}); T_j = 25 \text{ }^\circ\text{C}$$

Figure 4 Typ. channel reverse characteristics



$$I_D = f(V_{DS}, V_{GS}); T_j = 25 \text{ }^\circ\text{C}$$


Figure 6 Typ. Gate-to-Source leakage



$$I_G = f(V_{GS}); I_G \text{ reverse turn on by ESD unit}$$


650V GaN Enhancement-mode Power Transistor

Figure 7 Drain-source leakage characteristics




$$I_{DSS} = f(V_{DS}); V_{GS} = 0 \text{ V}$$

Figure 9 Drain-source on-state resistance




$$R_{DS(on)} = f(T_j); I_D = 5 \text{ A}; V_{GS}=6\text{V}$$

Figure 11 Max.transient thermal impedance




$$Z_{thJC} = f(t_p, D)$$

Figure 8 Gate threshold voltage




$$V_{TH} = f(T_j); V_{GS} = V_{DS}; I_D = 17.2 \text{ mA}$$

Figure 10 Power dissipation



$$P_{tot} = f(T_c)$$


Figure 12 Safe operating area



$$I_D = f(V_{DS}); T_c = 25 \text{ }^\circ\text{C}$$


650V GaN Enhancement-mode Power Transistor

Figure 13 Safe operating area




$$I_D = f(V_{DS}); T_C = 125 \text{ }^{\circ}\text{C}$$

Figure 14 Typ. gate charge




$$V_{GS} = f(Q_G); V_{DCLINK} = 400 \text{ V}; I_D = 5 \text{ A}$$

Figure 15 Typ. capacitances




$$C_{xss} = f(V_{DS}); \text{ Freq.} = 100 \text{ kHz}$$

Figure 16 Typ. output charge



$$Q_{oss} = f(V_{DS}); \text{ Freq.} = 100 \text{ kHz}$$


Figure 17 Typ. Coss stored Energy



$$E_{oss} = f(V_{DS}); \text{ Freq.} = 100 \text{ kHz}$$

650V GaN Enhancement-mode Power Transistor

DFN8X8 Package Outline Dimensions



SYMBOL	DIMENSION			SYMBOL	DIMENSION		
	MIN	NOM	MAX		MIN	NOM	MAX
A	0.80	0.90	1.00	E		8.00 B.S.C	
A1	0.00	0.02	0.05	E1	0.90	1.00	1.10
A2	---	0.203 ref	---	E2	3.10	3.20	3.30
b	0.92	1.00	1.05	E3	2.70	2.80	2.90
D	8.00 B.S.C			e	2.00 B.S.C		
D1	6.84	6.94	7.04	L	0.40	0.50	0.60
D2	0.40	0.50	0.60				